psyco wrote:This appears to be an errata. See ES0418 2.6.2, "Writing ADC_CFGR1 register while ADEN bit is set resets RES[1:0] bitfield".
This must be it, moving this topic into the "bug reports" section. This could be an ugly fix if we have to stop the ADC each time we program a conversion...
Giovanni