Page 1 of 1

Wrong checks on STM32_SDMMC_MAXCLK for H7 type1 lld

Posted: Sun Jan 15, 2023 4:10 pm
by andypiper
STM32_SDMMC_MAXCLK is not set in hal_lld_type1.h or hal_lld_type2.h and so defaults to 50Mhz which is way too low.

I suspect the values defined in hal_lld_type3.h are applicable to type1 and type2 as well

Re: Wrong checks on STM32_SDMMC_MAXCLK for H7 type1 lld

Posted: Mon Jan 30, 2023 1:43 am
by nikiwaibel
for the STM32H7A3, the maximum is 280Mhz in VOS0.

swappy-20230130_013906.png

Re: Wrong checks on STM32_SDMMC_MAXCLK for H7 type1 lld

Posted: Sat Mar 04, 2023 10:56 am
by Giovanni
Fixed as bug 1254.

Giovanni